2015-2016 2016-2017 2017-2018 2018-2019 2019-2020
Browse
by subject...
    Schedule
view...
 

1 - 1 of 1 results for: EE 312: Integrated Circuit Fabrication Laboratory

EE 312: Integrated Circuit Fabrication Laboratory

Formerly EE 410. Fabrication, simulation, and testing of a submicron CMOS process. Practical aspects of IC fabrication including silicon wafer cleaning, photolithography, etching, oxidation, diffusion, ion implantation, chemical vapor deposition, physical sputtering, and electrical testing. Students also simulate the CMOS process using process simulator TSUPREM4 of the structures and electrical parameters that should result from the process flow. Taught in the Stanford Nanofabrication Facility (SNF). Preference to students pursuing doctoral research program requiring SNF facilities. Enrollment limited to 20. Prerequisites: EE 212, EE 216, or consent of instructor.
Terms: Win | Units: 3-4
Filter Results:
term offered
updating results...
number of units
updating results...
time offered
updating results...
days
updating results...
UG Requirements (GERs)
updating results...
component
updating results...
career
updating results...
© Stanford University | Terms of Use | Copyright Complaints